Skip to main content

17.04.2024

Radiation Hardened by Design-based Voltage Controlled Oscillator for Low Power Phase Locked Loop Application

verfasst von: Rachana Ahirwar, Manisha Pattanaik, Pankaj Srivastava

Erschienen in: Journal of Electronic Testing

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

A radiation-hardened-by-design (RHBD) current-starved-ring voltage-controlled oscillator (CSR-VCO) design is proposed based on the separation of gate input technique to mitigate single event effects (SEEs) for phase-locked loop (PLL) implementation. A double-exponential (DE) current model is used to analyze the effect of single event transient (SET) at the output of the proposed RHBD CSR-VCO. The proposed RHBD CSR-VCO is implemented in United Microelectronics Corporation (UMC) 65 nm CMOS technology and a 71.6% improvement is achieved in phase displacement as compared to conventional VCO. The oscillation frequency of 1.75 GHz is obtained for the proposed RHBD CSR-VCO with a tuning range from 0.40 GHz to 2.23 GHz and power dissipation of 1.368 mW. The proposed RHBD CSR-VCO is protected against radiation with deposited charges up to 1050 fC and achieved a higher figure-of-merit (FOM) when compared to the recently reported VCOs and PLLs. This shows that even in a radiation-prone environment, the RHBD PLL can achieve excellent performance and be employed successfully in low-power, high-speed communication applications.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Weitere Produktempfehlungen anzeigen
Literatur
1.
Zurück zum Zitat Ahirwar R, Shankhwar HK, Kaushal G, Pattanaik M, Srivastava P (2022) Design high frequency phase locked loop using single ended VCO for high speed applications. In IEEE Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI), pp. 1–6 Ahirwar R, Shankhwar HK, Kaushal G, Pattanaik M, Srivastava P (2022) Design high frequency phase locked loop using single ended VCO for high speed applications. In IEEE Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI), pp. 1–6
2.
Zurück zum Zitat Baker RJ (2008) CMOS: mixed-signal circuit design. John Wiley & sons Baker RJ (2008) CMOS: mixed-signal circuit design. John Wiley & sons
3.
Zurück zum Zitat Black DA, Robinson WH, Wilcox IZ, Limbrick DB, Black JD (2015) Modeling of single event transients with dual double-exponential current sources: Implications for logic cell characterization. IEEE Trans Nucl Sci 62(4):1540–1549CrossRef Black DA, Robinson WH, Wilcox IZ, Limbrick DB, Black JD (2015) Modeling of single event transients with dual double-exponential current sources: Implications for logic cell characterization. IEEE Trans Nucl Sci 62(4):1540–1549CrossRef
4.
Zurück zum Zitat Biereigel S, Kulis S, Leroux P, Moreira P, Prinzie J (2022) Radiation-tolerant digitally controlled ring oscillator in 65-nm CMOS. IEEE Trans Nucl Sci 69(1):17–25CrossRef Biereigel S, Kulis S, Leroux P, Moreira P, Prinzie J (2022) Radiation-tolerant digitally controlled ring oscillator in 65-nm CMOS. IEEE Trans Nucl Sci 69(1):17–25CrossRef
5.
Zurück zum Zitat Boulghassoul Y, Massengill L, Sternberg A, Bhuva B (2005) Effects of technology scaling on the SET sensitivity of RF CMOS voltage-controlled oscillators. IEEE Trans Nucl Sci 52(6):2426–2432CrossRef Boulghassoul Y, Massengill L, Sternberg A, Bhuva B (2005) Effects of technology scaling on the SET sensitivity of RF CMOS voltage-controlled oscillators. IEEE Trans Nucl Sci 52(6):2426–2432CrossRef
6.
Zurück zum Zitat Chen Z, Ding D, Dong Y, Shan Y, Zeng Y, Gao J (2020) Design of a high-performance low-cost radiation-hardened phase-locked loop for space application. IEEE Trans Aerosp Electron Syst 56(5):3588–3598CrossRef Chen Z, Ding D, Dong Y, Shan Y, Zeng Y, Gao J (2020) Design of a high-performance low-cost radiation-hardened phase-locked loop for space application. IEEE Trans Aerosp Electron Syst 56(5):3588–3598CrossRef
7.
Zurück zum Zitat Chen Z, Ding D, Dong Y, Shan Y, Zhou S, Hu Y, Zheng Y, Peng C, Chen R (2018) Study of total-ionizing-dose effects on a single-event-hardened phase-locked loop. IEEE Trans Nucl Sci 65(4):997–1004CrossRef Chen Z, Ding D, Dong Y, Shan Y, Zhou S, Hu Y, Zheng Y, Peng C, Chen R (2018) Study of total-ionizing-dose effects on a single-event-hardened phase-locked loop. IEEE Trans Nucl Sci 65(4):997–1004CrossRef
8.
Zurück zum Zitat Chen Z, Lin M, Ding D, Zheng Y, Sang Z, Zou S (2017) Analysis of single-event effects in a radiation-hardened low-jitter PLL under heavy ion and pulsed laser irradiation. IEEE Trans Nucl Sci 64(1):106–112CrossRef Chen Z, Lin M, Ding D, Zheng Y, Sang Z, Zou S (2017) Analysis of single-event effects in a radiation-hardened low-jitter PLL under heavy ion and pulsed laser irradiation. IEEE Trans Nucl Sci 64(1):106–112CrossRef
9.
Zurück zum Zitat Chen YP, Massengill LW, Sternberg AL, Zhang EX, Kauppila JS, Yao M, Amort AL, Bhuva BL, Holman WT, Loveless TD (2018) Time-domain modeling of all-digital PLLs to single-event upset perturbations. IEEE Trans Nucl Sci 65(1):311–317CrossRef Chen YP, Massengill LW, Sternberg AL, Zhang EX, Kauppila JS, Yao M, Amort AL, Bhuva BL, Holman WT, Loveless TD (2018) Time-domain modeling of all-digital PLLs to single-event upset perturbations. IEEE Trans Nucl Sci 65(1):311–317CrossRef
10.
Zurück zum Zitat de Aguiar YQ (2020) Predictive tools and Radiation-Hardening-by-Design (RHBD) techniques for SET and SEU in digital circuits. Ph.D. dissertation, Université Montpellier de Aguiar YQ (2020) Predictive tools and Radiation-Hardening-by-Design (RHBD) techniques for SET and SEU in digital circuits. Ph.D. dissertation, Université Montpellier
11.
Zurück zum Zitat Garg R, Khatri SP (2008) A novel, highly SEU tolerant digital circuit design approach. In IEEE International Conference on Computer Design, pp. 14–20 Garg R, Khatri SP (2008) A novel, highly SEU tolerant digital circuit design approach. In IEEE International Conference on Computer Design, pp. 14–20
12.
Zurück zum Zitat González Ramírez D, Lalchand Khemchandani S, del Pino J, Mayor-Duarte D, San Miguel-Montesdeoca M, Mateos-Angulo S (2018) Single event transients mitigation techniques for CMOS integrated VCOs. Microelectron J 73:37–42CrossRef González Ramírez D, Lalchand Khemchandani S, del Pino J, Mayor-Duarte D, San Miguel-Montesdeoca M, Mateos-Angulo S (2018) Single event transients mitigation techniques for CMOS integrated VCOs. Microelectron J 73:37–42CrossRef
13.
Zurück zum Zitat Herrera M, Beerel P (2022) Radiation hardening by design techniques for the mutual exclusion element. In Proceedings of the Great Lakes Symposium on VLSI, pp. 267–273 Herrera M, Beerel P (2022) Radiation hardening by design techniques for the mutual exclusion element. In Proceedings of the Great Lakes Symposium on VLSI, pp. 267–273
14.
Zurück zum Zitat Hengzhou Y, Hao S, Bin L, Jianjun C, Yaqing C, Weixia X, Yang G (2022) A SET-tolerant high-frequency multibiased multiphase voltage-controlled oscillator for phase interpolator-based clock and data recovery. IEEE Trans Nucl Sci 69(7):1725–1732CrossRef Hengzhou Y, Hao S, Bin L, Jianjun C, Yaqing C, Weixia X, Yang G (2022) A SET-tolerant high-frequency multibiased multiphase voltage-controlled oscillator for phase interpolator-based clock and data recovery. IEEE Trans Nucl Sci 69(7):1725–1732CrossRef
15.
Zurück zum Zitat Jin J, Zhou KQ, Zhao L (2017) Designing RF ring oscillator using current-mode technology. IEEE Access 5:5306–5312CrossRef Jin J, Zhou KQ, Zhao L (2017) Designing RF ring oscillator using current-mode technology. IEEE Access 5:5306–5312CrossRef
16.
Zurück zum Zitat Karmakar A, De Smedt V, Leroux P (2022) TID sensitivity assessment of quadrature LC-Tank VCOs implemented in 65-nm CMOS technology. Electronics 11(9) Karmakar A, De Smedt V, Leroux P (2022) TID sensitivity assessment of quadrature LC-Tank VCOs implemented in 65-nm CMOS technology. Electronics 11(9)
17.
Zurück zum Zitat Karthigeyan K, Radha S (2020) Single event transient hardened delay cell for a differential ring VCO. Microelectron Reliab 111:113721CrossRef Karthigeyan K, Radha S (2020) Single event transient hardened delay cell for a differential ring VCO. Microelectron Reliab 111:113721CrossRef
18.
Zurück zum Zitat Karthigeyan A, Radha S, Manikandan E (2022) Single event transient mitigation techniques for a cross-coupled LC oscillator, including a single-event transient hardened CMOS LC-VCO circuit. IET Circuits Devices Syst 16(2):178–188CrossRef Karthigeyan A, Radha S, Manikandan E (2022) Single event transient mitigation techniques for a cross-coupled LC oscillator, including a single-event transient hardened CMOS LC-VCO circuit. IET Circuits Devices Syst 16(2):178–188CrossRef
19.
Zurück zum Zitat Karthigeyan K, Chandramani PV (2018) Study and analysis of DR-VCO for rad-hardness in type II third order CPLL. Microelectron Reliab 82:190–196CrossRef Karthigeyan K, Chandramani PV (2018) Study and analysis of DR-VCO for rad-hardness in type II third order CPLL. Microelectron Reliab 82:190–196CrossRef
20.
Zurück zum Zitat Kumar R, Karkala V, Garg R, Jindal T, Khatri SP (2009) A radiation tolerant phase locked loop design for digital electronics. In IEEE International Conference on Computer Design, pp. 505–510 Kumar R, Karkala V, Garg R, Jindal T, Khatri SP (2009) A radiation tolerant phase locked loop design for digital electronics. In IEEE International Conference on Computer Design, pp. 505–510
21.
Zurück zum Zitat Lacoe RC, Osborn JV, Koga R, Brown S, Mayer DC (2000) Application of hardness-by-design methodology to radiation-tolerant ASIC technologies. IEEE Trans Nucl Sci 47(6):2334–2341CrossRef Lacoe RC, Osborn JV, Koga R, Brown S, Mayer DC (2000) Application of hardness-by-design methodology to radiation-tolerant ASIC technologies. IEEE Trans Nucl Sci 47(6):2334–2341CrossRef
22.
Zurück zum Zitat Liu M, Whitaker S (1992) Low power SEU immune CMOS memory circuits. IEEE Trans Nucl Sci 39(6):1679–1684CrossRef Liu M, Whitaker S (1992) Low power SEU immune CMOS memory circuits. IEEE Trans Nucl Sci 39(6):1679–1684CrossRef
23.
Zurück zum Zitat Loveless TD, Massengill LW, Bhuva BL, Holman WT, Casey MC, Reed RA, Nation SA, McMorrow D, Melinger JS (2008) A probabilistic analysis technique applied to a radiation-hardened-by-design voltage-controlled oscillator for mixed-signal phase-locked loops. IEEE Trans Nucl Sci 55(6):3447–3455CrossRef Loveless TD, Massengill LW, Bhuva BL, Holman WT, Casey MC, Reed RA, Nation SA, McMorrow D, Melinger JS (2008) A probabilistic analysis technique applied to a radiation-hardened-by-design voltage-controlled oscillator for mixed-signal phase-locked loops. IEEE Trans Nucl Sci 55(6):3447–3455CrossRef
24.
Zurück zum Zitat Loveless TD, Massengill LW, Bhuva BL, Holman WT, Witulski AF, Boulghassoul Y (2006) A hardened-by-design technique for RF digital phase-locked loops. IEEE Trans Nucl Sci 53(6):3432–3438CrossRef Loveless TD, Massengill LW, Bhuva BL, Holman WT, Witulski AF, Boulghassoul Y (2006) A hardened-by-design technique for RF digital phase-locked loops. IEEE Trans Nucl Sci 53(6):3432–3438CrossRef
25.
Zurück zum Zitat Loveless TD, Massengill LW, Holman WT, Bhuva BL (2007) Modeling and mitigating single-event transients in voltage-controlled oscillators. IEEE Trans Nucl Sci 54(6):2561–2567CrossRef Loveless TD, Massengill LW, Holman WT, Bhuva BL (2007) Modeling and mitigating single-event transients in voltage-controlled oscillators. IEEE Trans Nucl Sci 54(6):2561–2567CrossRef
26.
Zurück zum Zitat Malik M, Prakash NR, Kumar A (2023) Comparative analysis of radiation tolerant analog circuit layout in 180 nm CMOS technology for space application. Microelectron J 131:105665CrossRef Malik M, Prakash NR, Kumar A (2023) Comparative analysis of radiation tolerant analog circuit layout in 180 nm CMOS technology for space application. Microelectron J 131:105665CrossRef
27.
Zurück zum Zitat Monda D, Ciarpi G, Saponara S (2021) Design and verification of a 6.25 GHz LC-Tank VCO integrated in 65 nm CMOS technology operating up to 1 grad TID. IEEE Trans Nucl Sci 68(10):2524–2532CrossRef Monda D, Ciarpi G, Saponara S (2021) Design and verification of a 6.25 GHz LC-Tank VCO integrated in 65 nm CMOS technology operating up to 1 grad TID. IEEE Trans Nucl Sci 68(10):2524–2532CrossRef
28.
Zurück zum Zitat Narasimham B, Bhuva BL, Schrimpf RD, Massengill LW, Gadlage MJ, Amusan OA, Holman WT, Witulski AF, Robinson WH, Black JD, Benedetto JM, Eaton PH (2007) Characterization of digital single event transient pulse-widths in 130-nm and 90-nm CMOS technologies. IEEE Trans Nucl Sci 54(6):2506–2511CrossRef Narasimham B, Bhuva BL, Schrimpf RD, Massengill LW, Gadlage MJ, Amusan OA, Holman WT, Witulski AF, Robinson WH, Black JD, Benedetto JM, Eaton PH (2007) Characterization of digital single event transient pulse-widths in 130-nm and 90-nm CMOS technologies. IEEE Trans Nucl Sci 54(6):2506–2511CrossRef
29.
Zurück zum Zitat Prinzie J, Christiansen J, Moreira P, Steyaert M, Leroux P (2017) Comparison of a 65 nm cmos ring- and LC-oscillator based PLL in terms of TID and SEU sensitivity. IEEE Trans Nucl Sci 64(1):245–252CrossRef Prinzie J, Christiansen J, Moreira P, Steyaert M, Leroux P (2017) Comparison of a 65 nm cmos ring- and LC-oscillator based PLL in terms of TID and SEU sensitivity. IEEE Trans Nucl Sci 64(1):245–252CrossRef
30.
Zurück zum Zitat Rajalingam P, Jayakumar S, Routray S (2021) Design and analysis of radiation-tolerant high frequency voltage controlled oscillator for PLL applications. AEU-Int J Electron C 131:153543CrossRef Rajalingam P, Jayakumar S, Routray S (2021) Design and analysis of radiation-tolerant high frequency voltage controlled oscillator for PLL applications. AEU-Int J Electron C 131:153543CrossRef
31.
Zurück zum Zitat Rajalingam P, Jayakumar S, Routray S (2021) Design and analysis of low power and high frequency current starved sleep voltage controlled oscillator for phase locked loop application. SILICON 13(8):2715–2726CrossRef Rajalingam P, Jayakumar S, Routray S (2021) Design and analysis of low power and high frequency current starved sleep voltage controlled oscillator for phase locked loop application. SILICON 13(8):2715–2726CrossRef
32.
Zurück zum Zitat Rao RR, Joshi V, Blaauw D, Sylvester D (2010) Circuit optimization techniques to mitigate the effects of soft errors in combinational logic. ACM Trans Des Autom Electron Syst 15(1) Rao RR, Joshi V, Blaauw D, Sylvester D (2010) Circuit optimization techniques to mitigate the effects of soft errors in combinational logic. ACM Trans Des Autom Electron Syst 15(1)
33.
Zurück zum Zitat Sajjade FM, Goyal NK, Varaprasad B, Moogina R (2018) Radiation hardened by design latches - a review and SEU fault simulations. Microelectron Reliab 83:127–135CrossRef Sajjade FM, Goyal NK, Varaprasad B, Moogina R (2018) Radiation hardened by design latches - a review and SEU fault simulations. Microelectron Reliab 83:127–135CrossRef
34.
Zurück zum Zitat Sivasakthi M, Radhika P (2024) Design and analysis of PVT tolerant hybrid current starved ring VCO with bulk driven keeper technique at 45 nm CMOS technology for the PLL application. AEU-Int J Electron C 173:154987CrossRef Sivasakthi M, Radhika P (2024) Design and analysis of PVT tolerant hybrid current starved ring VCO with bulk driven keeper technique at 45 nm CMOS technology for the PLL application. AEU-Int J Electron C 173:154987CrossRef
35.
Zurück zum Zitat Whitaker S, Canaris J, Liu K (1991) SEU hardened memory cells for a CCSDS Reed-Solomon encoder. IEEE Trans Nucl Sci 38(6):1471–1477CrossRef Whitaker S, Canaris J, Liu K (1991) SEU hardened memory cells for a CCSDS Reed-Solomon encoder. IEEE Trans Nucl Sci 38(6):1471–1477CrossRef
36.
Zurück zum Zitat Xiang Q, Liu H, Zhou Y (2023) A single-event-hardened scheme for ring oscillator applied to radiation-resistant PLL microsystems. Micromachines 14(4) Xiang Q, Liu H, Zhou Y (2023) A single-event-hardened scheme for ring oscillator applied to radiation-resistant PLL microsystems. Micromachines 14(4)
37.
Zurück zum Zitat Yan A, Huang Z, Fang X, Ouyang Y, Deng H (2017) Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS. Microelectron J 61:43–50CrossRef Yan A, Huang Z, Fang X, Ouyang Y, Deng H (2017) Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS. Microelectron J 61:43–50CrossRef
38.
Zurück zum Zitat Yan C, Wu J, Hu C, Ji X (2019) A low power wide tuning range two stage ring VCO with frequency enhancing. IEICE Electronics Express 16(8)20190090 Yan C, Wu J, Hu C, Ji X (2019) A low power wide tuning range two stage ring VCO with frequency enhancing. IEICE Electronics Express 16(8)20190090
39.
Zurück zum Zitat Zhou Q, Mohanram K (2006) Gate sizing to radiation harden combinational logic. IEEE Trans Comput Aided Des Integr Circuits Syst 25(1):155–166CrossRef Zhou Q, Mohanram K (2006) Gate sizing to radiation harden combinational logic. IEEE Trans Comput Aided Des Integr Circuits Syst 25(1):155–166CrossRef
Metadaten
Titel
Radiation Hardened by Design-based Voltage Controlled Oscillator for Low Power Phase Locked Loop Application
verfasst von
Rachana Ahirwar
Manisha Pattanaik
Pankaj Srivastava
Publikationsdatum
17.04.2024
Verlag
Springer US
Erschienen in
Journal of Electronic Testing
Print ISSN: 0923-8174
Elektronische ISSN: 1573-0727
DOI
https://doi.org/10.1007/s10836-024-06113-x